





FIG. 1 (PRIOR ART)












FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F

	DSP1	DSP2	DSP3	
Algorithm 1	15			
Algorithm 2		5		
Algorithm 3			2	
Algorithm 4			2	

FIG. 4G




FIG. 4H

9/25

Uniform Loading




FIG. 5A

Switching Condition




FIG. 5B

Non Uniform Loading and Arbitration Delays




FIG. 5C

Uniform Loading




FIG. 6A

Switching Condition - ALG2




FIG. 6Bi

Switching Condition - ALG3




FIG. 6Bii

Non Uniform Loading and Arbitration Delays






FIG. 6C








FIG. 8A





FIG. 8B






FIG. 9B

# MT MMS LOADING DSP WITH HF DATA




FIG. 10

#### 2 MAC CLUSTER




FIG. 11





FIG. 12

19/25
DMA & MAC CLUSTER



## MULTIPLEXING THE DATA BUS TO INDIVIDUAL CHANNELS




FIG. 14

#### REAL TIME LOAD MANAGEMENT




FIG. 15

## DLMS PARALLEL WORD TRANSFER




FIG. 16

# PE ARRAY




FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C